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Abstract—Crosstalk propagation through silicon substrate is
a serious limiting factor on the performance of the RF devices
and circuits. In this work, substrate crosstalk into high re-
sistivity silicon substrate is experimentally analyzed and the
impact on the RF behavior of silicon-on-insulator (SOI) MOS
transistors is discussed. The injection of a 10 V peak-to-peak
single tone noise signal at a frequency of 3 MHz ( fnoise) gener-
ates two sideband tones of −56 dBm separated by fnoise from
the RF output signal of a partially depleted SOI MOSFET
at 1 GHz and 4.1 dBm. The efficiency of the introduction
of a trap-rich polysilicon layer located underneath the buried
oxide (BOX) of the high resistivity (HR) SOI wafer in the
reduction of the sideband noise tones is demonstrated. An
equivalent circuit to model and analyze the generation of these
sideband noise tones is proposed.
Keywords— crosstalk, high resistivity Si, mixing products, pas-
sivation layer, polysilicon.
1. Introduction
During the last 50 years the performance of silicon inte-
grated circuits (ICs) has been growing exponentially thanks
to the continuous downscaling of the transistors and compo-
nents size. CMOS transistors have greatly increased their
operating frequency and today ICs reach a high integra-
tion level of analog and digital circuits on the same silicon
chip [1]. However, due to such extremely small dimensions
the conventional bulk devices are facing many challenges,
such as short-channel effects (SCE), junction capacitances
and doping fluctuation [2].
In the recent years, silicon-on-insulator (SOI) technology,
and more particularly SOI MOSFET, has attracted more at-
tention due to its better scaling capability, higher isolation,
reduced parasitic components and higher performance com-
pared to bulk Si technology. As it is shown in Fig. 1, the
buried oxide film (BOX) in SOI prevents the latch-up effect
observed in bulk technology and reduces the substrate cou-
pling mechanisms at low frequencies [2]. However, SOI
technology suffers from parasitic effects such as floating
body effect and self heating. These effects can be more or
less pronounced depending on the SOI CMOS technology:
fully (FD) or partially depleted (PD). The difference be-
tween these two families is the thickness of the maximum
depletion zone above the buried oxide called the body. The
fabrication and modeling of PD devices present substan-
tially lower cost and complexity than those of FD devices,
which is essentially related to the higher compatibility be-
tween bulk and PD SOI devices processing techniques. One
of the main challenges that are associated with the PD SOI
technology is the control of the floating body effect, which
results from the generation of excess charges in the SOI
body, which changes the channel potential, and changes
the behavior of the MOSFET [3].
Fig. 1. nMOSFET cross section: (a) bulk technology, (b) HR-SOI,
and (c) passivated HR-SOI technology.
The integration of CMOS and non-CMOS technologies into
the same chip (systems-on-chip, SoC) is foreseen as a way
to reduce the cost of each IC, and to fabricate smaller de-
vices with higher performance and less power consump-
tion [1]. A limiting factor of highly integrated electronics
is the coupling through the common silicon substrate be-
tween the digital and the analog circuitries. In that sense,
the main advantage of SOI compared to bulk Si is its com-
patibility with the use of high resistivity substrates to reduce
substrate coupling and RF losses.
The introduction of high resistivity Si (HR-Si) substrate
has converted silicon into a suitable technology for high
frequency applications [4]. However, it is known that oxi-
dized high resistivity substrate suffers from parasitic surface
conduction (PSC) effect. Positive fixed charges inside the
oxide attract electrons to the interface, creating an inver-
sion/accumulation layer at the Si SiO2 interface [5]. This
thin highly conductive layer is responsible for the substrate
losses. This issue can be overcome by introducing a trap-
rich passivation layer between the oxide and the HR-Si sub-
strate which captures the free carriers and locally depletes
the HR-Si substrate. Several techniques can be used to gen-
erate such trap-rich layer: micromachined structures [6],
ion implantation [7], and deposition of an amorphous sili-
con [8] or polycrystalline silicon layer [4].
In this paper, we investigate the RF behavior of a PD SOI
MOSFET when a sinusoidal noise signal is injected through
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a metallic pad close to the transistor. The introduction of
a trap- rich polysilicon (PolySi) layer at the Si/SiO2 inter-
face of an oxidized HR-Si, as a way to reduce substrate
crosstalk, is analyzed.
This paper is structured as follows. Firstly, a theoretical
analysis of substrate crosstalk in bulk Si and SOI tech-
nologies is presented. Secondly, the impact of PSC ef-
fect in oxidized HR-Si and its reduction by using a polySi
layer is demonstrated. Next, we describe the CMOS device
and technology under analysis, as well as the measurement
setup. Finally, we show and discuss the results obtained
from the MOS structures lying on HR-Si substrates with
and without passivation layer.
2. Theoretical Analysis of Substrate
Crosstalk in Bulk Si and SOI
Substrates
Crosstalk can be defined, in a more general way, as the
electromagnetic disturbance induced by a circuit in another
one, located nearby. From this general definition it can be
deduced that any mechanism that creates such type of in-
terference from a circuit into another falls into the crosstalk
definition. In the case of mixed-mode high-frequency ICs,
coupling through the substrate – the so-called substrate
crosstalk – is one of the main origins of interferences. It
is recognized as one of the most limiting factors in the
performance of RF ICs [6].
For semiconductor substrates, crosstalk can be divided into
two different mechanisms:
– injection into the substrate,
– propagation of this noise signal through the substrate.
It can be easily deduced that regardless of circuit design
solutions, two different ways to reduce substrate crosstalk
exist:
– substrate isolation,
– substrate coupling reduction.
As it is shown in [6], SOI substrate provides a higher isola-
tion from the lossy Si thanks to its buried oxide layer (BOX)
underneath the active layer. In combination with HR-Si it
also effectively reduces conductive coupling through the
substrate.
An extensive analysis of crosstalk in Si and SOI substrates
has been presented in [6]. Hereafter, we briefly introduce
some of the considerations related to crosstalk in Si sub-
strates.
2.1. Crosstalk in Bulk Si Substrate
Silicon, as any semiconductor material, exhibits both con-
ductive and dielectric characteristics, which can be trans-
lated into a resistive and a capacitive effect, respectively.
Resistive effect. At frequencies below a certain crossover
frequency ( fs) the conductive nature of the semiconductor
dominates over the dielectric behavior. Thus, the substrate
can be modeled as purely resistive. The conductivity for
a doped semiconductor is given by:
σ = q(pµp + nµn) , (1)
where q is the electron charge, and µn and µp represent the
mobility of the electrons and holes carriers, respectively,
and n and p stand for respective carrier densities.
While the effective carrier mobility depends also on the
number of carriers (scattering effect), the expression (1)
is dominated by the carrier concentration. We can say,
as a first-order approximation, that the conductivity is an
increasing function of the carrier densities.
Capacitive effect. At frequencies above the crossover fre-
quency, the dielectric behavior of the semiconductor can
no longer be neglected, thus the substrate must be modeled
as a resistive and capacitive network as shown in Fig. 2.
Fig. 2. Equivalent R-C model of a small piece of a homogeneous
semiconductor substrate.
In the frequency domain the equivalent admittance Ys for
a piece of substrate is given by:
YS =
1 + jωRSCS
RS
=
1 + jωTS
RS
, (2)
where CS is the associated substrate capacitance, RS is the
substrate equivalent resistance and TS is the substrate time
constant given by:
TS = RSCS =
ρSdl
dA
ε0εSidA
dl =
ε0εSi
q(pµp + nµn)
, (3)
where ε0 is the vacuum permittivity, εSi is the silicon per-
mittivity, ω is the angular velocity, dl is the elementary
length of the small piece of homogenous substrate and dA
is its elementary area.
As it can be seen in Eq. (3), TS is not related to the dimen-
sions of the considered semiconductor volume but only to
the substrate electrical properties.
At low frequencies, substrate resistance, RS, is more impor-
tant and the associated capacitance, CS, can be neglected.
As the pulsation ω increases, the impedance relative to the
capacitive effect decreases to become equal to the that of
the resistive effect at the crossover frequency, fT , defined
by:
fT = 12piTS =
Q(pµp + nµn)
2piε0εSi
. (4)
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The lumped equivalent circuit representing the coupling
between two metallic pads of same size lying on a bulk Si
or a SOI substrate is shown in Fig. 3, where CSi and RSi
describe the coupling effect between each pad and the back
Fig. 3. Lumped equivalent R-C model substrate crosstalk in the
case of (a) bulk Si and (b) SOI substrates.
side metallization. The propagation through the substrate is
modeled by the elements RLateral and CLateral . For identical
pads with an area of Spad = W ×W and a spacing width d,
the expressions of RSi, CSi, RLateral and CLateral derived
from [6], are given by:
RSi =
[
K
σSiSpad
tSi
]
−1
[Ω] , (5)
CSi = K
ε0εSiSpad
tSi
[F] , (6)
RLateral =

K piσSi
4 ln
[pi(d−W)
W + t
+ 1
]W


−1
[Ω] , (7)
CLateral = K
piε0(εSi + 1)
4ln
[pi(d−W )
W + t
+ 1
]W [F] , (8)
where K is the fringing factor, t is the thickness of the
conductors, tSi is the Si substrate thickness and σSi is the
Si substrate conductivity.
2.2. Crosstalk in SOI Substrate
Thanks to the presence of the buried oxide (BOX), the in-
jection of signal to the silicon substrate is well reduced
especially at low frequencies. As it can be seen in Fig. 3b,
this can be modeled in the lumped equivalent circuit by
a capacitance CBOX between the pad and the silicon sub-
strate, defined as:
CBOX = K
ε0εox S
tox
, (9)
where εox and tox are, respectively, the permittivity and
thickness of the oxide layer.
As explained before, the propagation through the silicon
substrate is modeled by the RLateral and CLateral , which
depend only on the Si properties. By reducing the con-
ductivity of the silicon substrate in Eq. (7) we reduce this
conductive coupling path through the substrate. This can
be achieved by the use of a high resistivity (HR) SOI sub-
strate.
However, because the buried oxide layer presents a low
but not null density of oxide fixed charges and interface
charges at the BOX/HR-Si interface region, a parasitic sur-
face conduction (PSC) will greatly affect the equivalent re-
sistance RLateral in Eq. (7) by increasing the effective con-
ductivity of silicon. In fact, an electron inversion layer
is created producing a highly conductive surface layer. If
a highly trap-rich layer (such as polysilicon) is deposited
below the BOX and the Si substrate, these free carriers
will be trapped and the parasitic conduction effect will be
reduced. The nominal value of silicon resistivity is then
recovered.
3. Impact of PSC Effect in HR-Si
with and without a Trap-Rich
Passivation Layer
To analyze the impact of the PSC effect in oxidized HR-Si
we measure the attenuation of a coplanar waveguide (CPW)
transmission line. CPW lines are used to characterize the
interface properties due to their high sensitivity to the prop-
erties of the substrate surface they are printed on.
As explained before, the presence of fixed oxide charges in
the silicon dioxide creates an inversion/accumulation layer
at the Si/SiO2 interface, hence increasing the conductivity
at that zone. It has been demonstrated [9] that, for a CPW
line, when a highly conductive layer is located between the
top insulator and a high-resistivity substrate, the electric
field is mainly located in the conductive layer, instead of
going deeper into the substrate. The effective resistivity of
the substrate is no longer the nominal value but a much
lower value, typically one order of magnitude lower [7].
It has been demonstrated [7], [8], [10] that the impact of
the PSC effect can be reduced by introducing traps at the
Si/SiO2 interface. These traps will freeze the free carri-
ers, and by reducing their mobility, the nominal resistiv-
ity of the substrate will be recovered. The introduction of
such a trap-rich passivation layer can be easily done by de-
position of a polysilicon layer between the top oxide and
the HR-Si substrate. This solution has the advantage that
it is thermally stable and compatible with CMOS pro-
cesses [9].
The extracted attenuation constants of a CPW line lying
on different substrates are shown in Fig. 4. The CPW di-
mensions are 26 þm for the width (W ) of the central con-
ductor, 12 µm for the slot width (S), and 208 µm for the
width of the planar ground conductors (Wg). Three differ-
ent substrates are measured: a bulk Si with standard resis-
tivity (ρ = 20 Ωcm), one HR-Si substrate with ρ = 5 kΩcm
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and the same HR-Si substrate but including a sandwiched
polySi layer of 287 nm-thick. In all cases front and back
metal layers are 1 µm-thick aluminum and the thermal
SiO2 top layer is of 50 nm. As it can be observed, the
CPW with the passivation layer is the line which presents
the lowest attenuation level, at least 0.2 dB/mm lower than
that of the same HR-Si substrate without passivation.
Fig. 4. Measured losses as a function of frequency for CPW line
lying on three different Si substrates.
To have a more clear representation of the impact of the
resistivity variation at the interface we can compare the
effective resistivity of each substrate. It is calculated as
described in [11], by comparing the extracted conductance
of the RLCG equivalent circuit of the CPW transmission
line with the one of a theoretical line with the same di-
mensions lying on a lossless Si substrate. The effective
resistivity for the three different substrates is presented in
Fig. 5. It can be clearly seen that the effective resistivity
of the standard Si substrate remains closer to its nominal
Fig. 5. Effective resistivity as a function of frequency for CPW
line lying on three different Si substrates.
value, as expected since the PSC effect has a low impact
on such type of substrate that already presents intrinsically
a certain concentration of free carriers. However, for the
HR-Si substrate the effective resistivity (pe ff ) is approxi-
mately equal to 100 Ωcm. This value is 50 times lower
than its nominal value. On the other hand, the same HR-Si
substrate with a trap-rich passivation layer exhibits an effec-
tive resistivity which is kept higher than 1 kΩcm. The ef-
ficiency of the passivation layer to reduce the PSC effect
is demonstrated as the high-resistivity characteristic of the
oxidized HR-Si substrate is recovered. Similar conclusions
can be extrapolated to substrate crosstalk, where thanks
to the introduction of a trap-rich passivation layer the im-
pact of the conductive layer below the oxide will effectively
vanish, hence reducing the conductive coupling through
the substrate.
4. Device and Measurement Setup
Description
Two partially depleted PD SOI MOSFETS with gate lengths
of 0.13 and 0.24 µm are used to analyze the impact of sub-
strate crosstalk in their RF performance. Both PD MOS-
FETS are fabricated using a commercial 0.13 and 0.24 µm,
respectively, SOI CMOS process by ST-Microelectronics.
This is a single poly CMOS process using SOI UNIBOND
wafers with high resistivity Si (ρSi > 3 kΩcm) as starting
substrate material, and 450 nm-thick BOX. This process
features lines with six copper metal layers (M1 to M6) and
one top aluminium layer to reduce conductor losses [9].
To compare their performance when a passivated wafer is
used, a second set of identical PD SOI MOSFETS is ob-
tained by transferring the processed layers onto a passivated
HR Si wafer, with a 300 nm-thick polysilicon layer, with the
method presented in [9] and patented by TraciT Technolo-
gies. It must be mentioned that an additional 525 nm-thick
PECVD oxide, needed for the transfer process, increases
the final BOX thickness of the passivated wafer to 975 nm.
The aim of our experimental setup is to assess the impact
on the RF performance of the PD SOI MOSFETs when
a noise signal is injected in the vicinity of the transis-
tor, for passivated and unpassivated substrates. This can be
achieved by comparing the spectral response (output signal)
of the device with and without the injection of a known
signal noise. On-wafer measurements are performed using
a probe station, a WILTRON 68147A (10 MHz – 20 GHz)
sweep generator for the generation of the 1 GHz RF input
Fig. 6. SOI MOSFET crosstalk structure, S and G stand for
signal and ground, respectively.
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signal, and a HP33120 low frequency generator for the in-
jection of a noise signal through a metallic pad near the
device under test and lying on the same substrate. The RF
output of the transistor is visualized using an Agilent E4440
wideband spectrum analyzer. A top view of the measured
device, shown in Fig. 6, demonstrates that the distance be-
tween the device and the noise source is 300 µm.
Fig. 7. Measurement setup of a transistor spectral response with
injected noise signal.
A diagram of the measurement setup is presented in Fig. 7.
It shows the biasing of the transistor, the RF input signal at
the gate node, and the output spectral response at the drain
node of the transistor.
5. Results and Discussion
Without injection of a noise signal, Fig. 8 shows the out-
put signal spectrum, (a) without and (b) with a passivation
layer, for a 0.24 µm SOI MOSFET biased at VGS =1 V and
VDS = 1 V for an input power of +10 dBm applied at the
gate of the transistor. We can see that the generated intrin-
sic noise levels of the transistor are similar for both wafers.
The amplitude of the output single tone for the transistor
on the passivated substrate is slightly better (2 dB).
When a noise signal of a 10 V peak-to-peak at a frequency
of 3 MHz ( fnoise) is injected near the transistor we ob-
serve harmonics at 1 GHz − fnoise and 1 GHz + fnoise as
shown in Fig. 9a. The amplitude of these sideband tones
is −56 dBm.
The generation of these mixing products of the RF input
and the noise signal at the RF output can be explained by
the substrate coupling of the noise signal into the MOSFET.
Although it was expected that at such low frequencies the
BOX layer of the SOI provides a high enough level of
isolation, the presence of a highly conductive surface at
the BOX/HR-Si interface allows an efficient coupling of the
large noise signal. As it is shown in Fig. 10, two possible
coupling paths can be identified:
– one, that goes from the metallic pad of the noise
injection to the RF input pad of the MOSFET and to
the pad-to-gate interconnection,
– and a second one, that goes from the metallic pad of
the noise injection to the back gate of the transistor.
Fig. 8. Spectral response at 1 GHz without injected noise signal
for a SOI PD MOSFET (Lg = 0.24 µm) on a (a) unpassivated
and (b) passivated HR SOI substrate.
These paths are labelled as “front gate coupling” and “back
gate modulation”, respectively. As it is known the transcon-
ductance of the transistor from the back gate is lower than
that from the front gate, we can assume that the “front gate
coupling” is more important than the “back gate modula-
tion”, and thus that the sum of the noise and the RF input
signals reach the gate of the MOSFET, and are mixed inside
the transistor.
These assumptions are well confirmed when a passivation
layer underneath the BOX is introduced. In fact, as it can
be seen in Fig. 9b, the mixing products due to the presence
of the noise signal fall below the noise floor of our mea-
surement. A reduction of at least 15 dB is then measured
for the sideband tones induced by the low frequency noise
signal. The decrease of the noise level can be explained
by the reduction of free carriers at the Si/SiO2 interface.
Indeed, the introduction of a high density of traps into the
silicon surface will pin the surface potential and minimize
the creation of a conductive inversion layer. Thus, the pas-
sivated SOI HR-Si substrate proved to have better crosstalk
immunity.
Table 1 shows the detected power levels of the mixing prod-
ucts due to the noise signal for the two SOI MOSFETs
(0.13 µm and 0.24 µm) when the frequency of the noise
signal varies from 100 kHz to 3 MHz. These levels are
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Fig. 9. Ouput spectrum around 1 GHz for a SOI PD MOSFET
(0.24 µm), fnoise = 3 MHz: (a) unpassivated and (b) passivated
HR SOI substrates.
Fig. 10. Substrate crosstalk schematic between the SOI MOSFET
and the metallic pad at which the noise signal is injected.
Table 1
Harmonics levels in dB at 1 GHz ± fnoise
for two PD SOI MOSFETs
Freq. Lg = 0.13 µm Lg = 0.24 µm
[MHz] Unpassivated Passivated Unpassivated Passivated
0.1 –63 –62 –56 –64.4
0.5 –53.7 –71 –56.7 –69.6
1 –52.8 –61.4 –52.8 –64.3
3 –58.1 –71.7 –56.8 –73.5
similar for both technologies, and in the case of passivated
wafer they are below the noise floor of the measurement.
This improvement confirms that the use of the trap-rich
passivation layer under the BOX act as a very effective
stabilizing layer for SOI HR-Si wafers.
In order to model the coupling effect through the high re-
sistivity SOI substrate a simple equivalent circuit that is
presented in Fig.3b is proposed. The substrate is modeled
as R-C networks where the elements RLateral and CLateral
model the substrate crosstalk. As explained before, the use
of the polysilicon layer can improve the effective resistivity
of the substrate and hence reduce the coupling effect. This
translates to the increase of the values of RLateral as seen
in Table 2.
Table 2
RLateral with varying substrate effective resistivities
ρe ff [Ωcm] RLateral [kΩ]
20 5.05
200 50.5
5,000 1,250
These values derive from Eq. (7) where the distance be-
tween the two devices is d = 300 µm and the width of the
metallic pad is W = 100 µm.
To assess the attenuation of the noise levels with and with-
out the passivation layer, this equivalent circuit is then
connected to the small-signal equivalent circuit of the SOI
MOSFET transistor and simulated with SPICE Eldo soft-
ware.
In Fig. 11, dual-tone input signals are introduced at the
gate node of the transistor. The output signal shows a mix-
ing product of the low frequency noise and the RF 1 GHz
signals. Mitigation of R-C networks modeling the transfer
function of the substrate is calculated in the case of un-
passivated SOI substrate, and then introduced in terms of
noise signal amplitude.
Fig. 11. Simulated equivalent circuit.
Using a noise signal level of 0.01 V peak-to-peak at 3 MHz
we simulate sideband tones with an amplitude of –56 dBm
which was previously observed experimentally in Fig. 9a.
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When a passivated layer is introduced the effective resis-
tivity of the wafer is improved. This is translated into the
increase of RLateral and hence an attenuation of the side-
band tones levels due to the noise signal. This reduction is
assumed to be more than 15 dB as presented in the mea-
surement results.
6. Conclusions
The significance of the noise crosstalk through the Si sub-
strate and the related effects on RF circuit are highlighted.
Our measurements demonstrate the efficiency of a trap-rich
layer, e.g., the polycrystalline silicon, to reach a very high
recombination rate at the Si substrate-BOX interface and
thus minimize the impact of crosstalk and surface conduc-
tion. A model of the substrate losses and propagated noise
signal at the circuit level is proposed. Measurement and
simulation results depict a reduction of the noise level by
more than 15 dB when the substrate is passivated. In fact,
a thin polycrystalline silicon surface layer acts as a very
effective stabilizing layer for HR SOI substrate. Theses
results are of importance for mixed-mode ICs in which
coupling phenomena between digital and sensitive ana-
log parts must be minimized. Thus high-resistivity SOI
substrate with a polysilicon surface layer underneath the
BOX is a viable substrate for low loss RF and mixed-mode
applications.
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